{"id":50679,"date":"2026-06-26T19:30:45","date_gmt":"2026-06-26T11:30:45","guid":{"rendered":"https:\/\/pcbcool.com\/?p=50679"},"modified":"2026-06-26T19:45:48","modified_gmt":"2026-06-26T11:45:48","slug":"lattepanda-mu-carrier-board-design-guide","status":"publish","type":"post","link":"https:\/\/pcbcool.com\/de\/technical-guides\/lattepanda-mu-carrier-board-design-guide\/","title":{"rendered":"LattePanda Mu Carrier Board Design Guide (Intel N305)"},"content":{"rendered":"
\n\t\t\t\t
\n\t\t\t\t\t
\n\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Single-board computers have become increasingly popular in industrial automation, edge computing, and embedded AI applications. While off-the-shelf platforms provide a convenient starting point, many commercial products require custom hardware tailored to specific mechanical, electrical, and connectivity requirements. In such cases, System-on-Module (SOM) solutions offer a practical balance between development effort and system flexibility.<\/p>

The LattePanda Mu is a compact x86-based SOM powered by Intel\u2019s Alder Lake-N processor family, including the Intel N305. Unlike traditional single-board computers, this module integrates the CPU, memory, storage, and power management circuitry into a compact form factor, allowing designers to focus primarily on application-specific carrier board development.<\/p>

Recently, PCBCool designed a custom carrier board for the LattePanda Mu platform. The objective was to create a robust and expandable hardware platform capable of exposing high-speed interfaces while maintaining reliable signal integrity and power delivery. Although the SOM significantly simplifies system development compared to designing a full x86 motherboard, the carrier board still presents several engineering challenges.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

\n\t\t\t\t
\n\t\t\t\t\t\t\t
\n\n\t\t\t\n\t\t\t
\n\t\t\t\t

Custom Carrier Board Design Requirements<\/h2> \n\t\t\t\t\t\t\t<\/div>\n\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Before schematic design began, several project requirements were defined to guide the hardware architecture.<\/p>

The LattePanda Mu carrier board needed to expose multiple external interfaces while maintaining a compact PCB footprint.<\/p>

The primary design goals included:<\/p>

  • Reliable power delivery for the LattePanda Mu<\/li>
  • PCI Express Gen3 expansion capability<\/li>
  • Gigabit Ethernet networking<\/li>
  • USB 3.0 connectivity for high-bandwidth peripherals<\/li>
  • USB 2.0 connectivity for medium-bandwidth peripherals<\/li>
  • USB-C DisplayPort Alt Mode output for external displays<\/li>
  • HDMI output for external displays<\/li>
  • General-purpose I\/O access for embedded control applications<\/li>
  • Compact mechanical form factor<\/li><\/ul>

    Because the CPU, memory subsystem, and storage resources are already integrated within the module, the design effort could focus on interface implementation and PCB layout optimization rather than complex processor support circuitry.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t
    \n\t\t\t\t\t\t\t
    \n\n\t\t\t\n\t\t\t
    \n\t\t\t\t

    LattePanda Mu Carrier Board Architecture<\/h2> \n\t\t\t\t\t\t\t<\/div>\n\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t
    \n\t\t\t\t\t\t\t
    \n\n\t\t\t\n\t\t\t
    \n\t\t\t\t

    SOM-Centered Processing Architecture<\/h3> \n\t\t\t\t\t\t\t<\/div>\n\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    The overall system architecture is centered on the LattePanda Mu as the primary processing engine, while the carrier board defines how the system connects to external devices, displays, networks, expansion modules, and power sources.<\/p>

    This makes the carrier board a critical part of the final hardware platform rather than a simple breakout board.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t
    \n\t\t\t\t\t\t\t
    \n\n\t\t\t\n\t\t\t
    \n\t\t\t\t

    Power Input and Power Rail Distribution<\/h3> \n\t\t\t\t\t\t\t<\/div>\n\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    Input power is supplied through an external DC source and distributed through multiple power rails required by peripheral devices and expansion interfaces. While the SOM handles its own internal power sequencing, sufficient current capacity and low-noise power distribution remain important for stable operation under varying computational loads.<\/p>

    For this reason, the carrier board power architecture was designed to support both the LattePanda Mu module and the external interfaces connected to the board. USB ports, Ethernet circuitry, display interfaces, and expansion connectors all place additional requirements on the power distribution network.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t
    \n\t\t\t\t\t\t\t
    \n\n\t\t\t\n\t\t\t
    \n\t\t\t\t

    High-Speed Interface Overview<\/h3> \n\t\t\t\t\t\t\t<\/div>\n\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    Several high-speed interfaces are routed directly from the SOM to external connectors. USB 3.0 channels provide support for high-bandwidth peripherals, while DisplayPort and HDMI outputs enable connection to external monitors and industrial display systems. Gigabit Ethernet provides network communication, and PCIe lanes are routed to an expansion connector for future hardware integration.<\/p>

    From a PCB layout perspective, these interfaces represent the most critical portion of the design because signal integrity requirements become increasingly important as data rates rise into the multi-gigabit range.<\/p>

    As a result, PCB stackup selection, impedance control, differential pair routing, and return-path management were considered from the earliest stages of the design process.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t
    \n\t\t\t\t\t\t\t
    \n\n\t\t\t\n\t\t\t
    \n\t\t\t\t

    High-Speed Interface Design Considerations<\/h2> \n\t\t\t\t\t\t\t<\/div>\n\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t
    \n\t\t\t\t\t\t\t
    \n\n\t\t\t\n\t\t\t
    \n\t\t\t\t

    PCI Express Gen3 Interface Design<\/h3> \n\t\t\t\t\t\t\t<\/div>\n\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    PCI Express Gen3 links operate at 8 GT\/s, making them highly sensitive to impedance discontinuities, excessive skew, and poor return current paths.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\"PCIe\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    All PCIe differential pairs were routed using controlled impedance traces based on PCI-SIG recommendations. The target differential pair impedance was 85 \u03a9 \u00b115%. Differential pair spacing and trace width were adjusted to achieve the required impedance while maintaining consistent coupling throughout the routing path.<\/p>

    Special attention was given to minimizing discontinuities introduced by vias and layer transitions. Differential pairs were always routed on the same layer, and split return paths were avoided. When a differential pair needed to change layers, nearby ground stitching vias were added to provide a continuous return path and reduce electromagnetic radiation.<\/p>

    AC-coupling capacitors were placed on the PCIe transmitter lanes according to PCI-SIG recommendations. These capacitors block DC voltage differences between communicating devices while allowing the high-frequency differential data stream to pass without distortion.<\/p>

    Proper capacitor placement is critical because excessive distance from the transmitter can introduce unwanted signal degradation. In this design, small package capacitors, such as 0402 or smaller, were preferred to minimize pad impedance mismatch and keep the AC-coupling path compact.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\"PCIe\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    To further improve signal quality, routing stubs were avoided and connector placement was optimized to minimize total channel length. If test access is required, stubs should be avoided and test points should be placed on the signal trace.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t
    \n\t\t\t\t\t\t\t
    \n\n\t\t\t\n\t\t\t
    \n\t\t\t\t

    USB 3.0 Connectivity<\/h3> \n\t\t\t\t\t\t\t<\/div>\n\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    The carrier board provides two USB 3.0 Type-A ports for high-bandwidth peripherals such as external SSDs, industrial cameras, and data acquisition devices. Each USB 3.0 Type-A port includes both USB 2.0 D+\/D\u2212 data lines and USB 3.0 SuperSpeed differential pairs.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\"USB\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    USB 3.0 SuperSpeed signals operate at 5 Gbps and require many of the same layout techniques used for PCIe routing, although the target differential impedance is different. Differential impedance control, pair length matching, and continuous reference planes were maintained throughout the routing process.<\/p>

    AC-coupling capacitors were placed on the SuperSpeed transmit pairs according to USB interface requirements. Similar to PCIe, these capacitors isolate common-mode voltage differences between connected devices while preserving the integrity of the differential signal.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\"Low\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    Because USB connectors are frequently exposed to direct user interaction, electrostatic discharge protection was a significant design consideration. For high-speed interfaces, low-capacitance ESD protection devices were placed immediately adjacent to the connector interface to reduce the risk of damage during cable insertion and handling while minimizing signal degradation caused by parasitic capacitance.<\/p>

    In this design, different Texas Instruments ESD protection devices were used for USB 3.0 and USB 2.0 data lines. One is TPD4E02B04 for USB 3.0 data lines because it satisfies 0.25 pF low junction capacitance and 3.6 V reverse stand-off voltage. The other is ESDS452 for USB 2.0 data lines, which has 3 pF junction capacitance and 5.5 V reverse stand-off voltage.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\"USB\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    EMI performance was improved by maintaining uninterrupted ground reference planes beneath all SuperSpeed differential pairs and minimizing unnecessary layer transitions. Common-mode chokes can be placed on USB 2.0 D+\/D\u2212 lines to reduce common-mode noise, but they should generally be avoided on USB 3.0 SuperSpeed lines unless their high-speed performance has been carefully validated.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\"USB\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    VBUS protection was also required because external USB devices may draw excessive current or behave as a short circuit. If this occurs, the USB power path can stress the carrier board\u2019s power distribution network, potentially damaging power circuitry or triggering unwanted system resets.<\/p>

    To prevent this, the Texas Instruments TPS2561 USB power switch was used for VBUS current limiting and fault protection. In this design, each USB port\u2019s maximum allowable current was set to 1 A.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t
    \n\t\t\t\t\t\t\t
    \n\n\t\t\t\n\t\t\t
    \n\t\t\t\t

    USB 2.0 Expansion Through Hub Architecture<\/h3> \n\t\t\t\t\t\t\t<\/div>\n\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    The LattePanda Mu provides a limited number of native USB 2.0 interfaces. To increase peripheral connectivity, a TUSB4041I-Q1 USB hub controller was incorporated into the carrier board design.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\"USB\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    Although USB 2.0 operates at lower signaling speeds than PCIe or USB 3.0, signal integrity considerations remain important. Differential routing practices were maintained, and ESD protection devices were implemented at all externally accessible ports.<\/p>

    The hub controller near the center of the USB topology helped reduce trace lengths and simplify routing while maintaining reliable communication across all downstream ports.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t
    \n\t\t\t\t\t\t\t
    \n\n\t\t\t\n\t\t\t
    \n\t\t\t\t

    USB Type-C DisplayPort Alt Mode<\/h3> \n\t\t\t\t\t\t\t<\/div>\n\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    One of the more complex portions of the design was implementing DisplayPort Alt Mode through a USB Type-C connector.<\/p>

    The design used a TUSB422 Type-C port controller together with a TUSB546A high-speed multiplexer. The TUSB422 manages CC channel communication, cable orientation detection, and Alt Mode negotiation. Once the cable orientation is determined, the TUSB546A routes the DisplayPort lanes to the appropriate USB Type-C pins.<\/p>

    DisplayPort signals operate at multi-gigabit data rates and therefore require strict impedance control and careful routing practices. Differential pair length matching, reference plane continuity, and via optimization were treated as high-priority design requirements.<\/p>

    AC-coupling capacitors were implemented on the DisplayPort transmitter lanes to eliminate DC bias differences between connected devices. In addition, ESD protection was applied to the high-speed lanes, AUX, HPD, and CC-related lines to improve system robustness against external discharge events.<\/p>

    Because the USB Type-C connector is typically located near the edge of the PCB, maintaining good EMI performance required careful attention to return current paths, connector grounding, and shield connection strategy.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t
    \n\t\t\t\t\t\t\t
    \n\n\t\t\t\n\t\t\t
    \n\t\t\t\t

    Gigabit Ethernet Design<\/h3> \n\t\t\t\t\t\t\t<\/div>\n\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    Network connectivity was implemented using the RTL8111H-CG Gigabit Ethernet controller. In this design, the controller connects to the LattePanda Mu through a PCIe interface and converts the PCIe link into Gigabit Ethernet MDI differential pairs.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\"PCIe\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    The Ethernet differential pairs between the controller and the magnetic module were routed with controlled impedance and matched electrical lengths. Placement of the Ethernet controller, magnetics, and RJ45 connector was optimized to reduce routing complexity and minimize noise coupling from nearby high-speed interfaces.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\"Gigabit\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    ESD protection devices were positioned near the RJ45 connector to protect against cable discharge events. The Ethernet magnetics provide galvanic isolation between the PCB side and cable side while also contributing to improved electromagnetic compatibility.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t
    \n\t\t\t\t\t\t\t
    \n\n\t\t\t\n\t\t\t
    \n\t\t\t\t

    Abschlie\u00dfende Gedanken<\/h2> \n\t\t\t\t\t\t\t<\/div>\n\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    A SOM such as the LattePanda Mu can greatly reduce the complexity of x86 hardware development, but the carrier board is what turns the module into a usable product platform. Its role is not only to expose interfaces, but also to bring together power delivery, signal integrity, protection, layout control, and manufacturability into one reliable hardware system.<\/p>

    For teams developing custom carrier boards or SOM-based products, PCBCool can support the process from engineering review and controlled-impedance PCB fabrication to PCB assembly, inspection, and testing, helping hardware projects move more smoothly from design to production.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t

    \n\t\t\t\t\t
    \n\t\t\t\t
    \n\t\t\t\t
    \n\t\t\t\t\t\t\t
    \n\n\t\t\t\n\t\t\t
    \n\t\t\t\t

    H\u00e4ufig gestellte Fragen<\/h2> \n\t\t\t\t\t\t\t<\/div>\n\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t
    \n\t\t
    \n\t\t\t\t
    \n\t\t\t\t
    \n\t\t\t\t\t\n\t\t
    \n\t\t\t\t\t\t\t\n\t\t\t\t
    \n\t\t\t\t\t
    \n\t\t\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\tQ1: Warum hat die Lagenanzahl einen so gro\u00dfen Einfluss auf die Kosten von Leiterplatten?\t\t\t\t\t\t\t<\/span>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/span>\n\t\t\t\t\t<\/div>\n\n\t\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t

    Der Hauptgrund daf\u00fcr ist, dass jede zus\u00e4tzliche Schicht den Herstellungsprozess schwieriger zu kontrollieren macht. Mehr Schichten bedeuten mehr M\u00f6glichkeiten f\u00fcr Defekte in den inneren Lagen, Ausrichtungsprobleme, Laminationsprobleme und Ausschuss.<\/p>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t

    \n\t\t\t\t
    \n\t\t\t\t
    \n\t\t\t\t\t\n\t\t
    \n\t\t\t\t\t\t\t\n\t\t\t\t
    \n\t\t\t\t\t
    \n\t\t\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\tWarum erfordern BGA-Designs eine strengere Kontrolle der Leiterplattenherstellung?\t\t\t\t\t\t\t<\/span>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/span>\n\t\t\t\t\t<\/div>\n\n\t\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t

    A: BGA-Pads sind klein und eng beieinander angeordnet, sodass kleine Herstellungsfehler leicht zu Montageproblemen werden k\u00f6nnen.<\/p>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t\t\t\t
    \t\t\t\n\t\t\t\t\t
    \n\t\t\t\t
    \n\t\t\t\t\t
    \n\t\t
    \n\t\t
    \n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\"Andy\"\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t
    \n\t\t\t\t
    \n\t\t\t\t
    \n\t\t\t\t\t\t\t
    \n\n\t\t\t\n\t\t\t
    \n\t\t\t\t
    Andy | Leiter der Leiterplattenfertigung und -montage<\/div> \n\t\t\t\t\t\t\t<\/div>\n\n\t\t\t\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t
    \n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t

    Andy ist ein erfahrener Profi aus der Leiterplattenindustrie mit jahrzehntelanger Erfahrung in der Leiterplattenfertigung, -montage und im Kundensupport. Bei PCBCool leitet er das Marketingteam und hilft dabei, praktische Projekterfahrungen in n\u00fctzliche technische Inhalte f\u00fcr Ingenieure, Eink\u00e4ufer und Produktentwickler umzuwandeln.<\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t\t
    \r\n Weitere Artikel von Andy lesen \u2192<\/a>\r\n<\/div>\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t<\/div>","protected":false},"excerpt":{"rendered":"

    Diese Anleitung erkl\u00e4rt, wie Sie ein kundenspezifisches Tr\u00e4gerboard um das LattePanda Mu entwerfen, um ein x86-SOM in eine zuverl\u00e4ssige Hardwareplattform f\u00fcr Embedded-, Industrie- und Edge-Computing-Anwendungen zu verwandeln.<\/p>","protected":false},"author":5,"featured_media":50876,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"slim_seo":{"title":"LattePanda Mu Carrier Board Design Guide (Intel N305) | PCBCool","description":"Diese Anleitung erkl\u00e4rt, wie Sie ein kundenspezifisches Tr\u00e4gerboard um das LattePanda Mu entwerfen, um ein x86-SOM in eine zuverl\u00e4ssige Hardwareplattform f\u00fcr Embedded-, Industrie- und Edge-Computing-Anwendungen zu verwandeln."},"footnotes":""},"categories":[113],"tags":[161,122],"post_folder":[],"class_list":["post-50679","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-technical-guides","tag-lattepanda-mu","tag-pcb-design"],"_links":{"self":[{"href":"https:\/\/pcbcool.com\/de\/wp-json\/wp\/v2\/posts\/50679","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/pcbcool.com\/de\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/pcbcool.com\/de\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/pcbcool.com\/de\/wp-json\/wp\/v2\/users\/5"}],"replies":[{"embeddable":true,"href":"https:\/\/pcbcool.com\/de\/wp-json\/wp\/v2\/comments?post=50679"}],"version-history":[{"count":5,"href":"https:\/\/pcbcool.com\/de\/wp-json\/wp\/v2\/posts\/50679\/revisions"}],"predecessor-version":[{"id":50874,"href":"https:\/\/pcbcool.com\/de\/wp-json\/wp\/v2\/posts\/50679\/revisions\/50874"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/pcbcool.com\/de\/wp-json\/wp\/v2\/media\/50876"}],"wp:attachment":[{"href":"https:\/\/pcbcool.com\/de\/wp-json\/wp\/v2\/media?parent=50679"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/pcbcool.com\/de\/wp-json\/wp\/v2\/categories?post=50679"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/pcbcool.com\/de\/wp-json\/wp\/v2\/tags?post=50679"},{"taxonomy":"post_folder","embeddable":true,"href":"https:\/\/pcbcool.com\/de\/wp-json\/wp\/v2\/post_folder?post=50679"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}